

3-18-04

Attorney Ref.: 02207/10121

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INVENTOR(S)/APPLICANT:

Group Art Unit: 2183

Sailesh Kottapalli & Udo Walterscheidt

Examiner: Shane F. GERSTL

SERIAL NO. 09/751,762

RECEIVED

FILING DATE: December 29, 2000

MAR 1 5 2004

Technology Center 2100

For:

METHOD FOR CONVERTING PIPELINE STALLS CAUSED BY INSTRUCTIONS WITH LONG LATENCY MEMORY ACCESSES TO PIPELINE FLUSHES IN A MULTITHREADED PROCESSOR WHERE THE INSTRUCTIONS ARE RE-EXECUTED UPON COMPLETION OF THE

ACCESSES (as amended)

M/S PGPUB DRAWINGS Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: M/S:, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Dated: March 9, 2004

Rlanche Guzman-Salmon

Sir:

## **SUBMISSION OF FORMAL DRAWINGS**

The two (2) pages of formal drawings which accompany the present transmittal letter are respectfully resubmitted in response to the Notice of Draftperson's Patent Drawing Review attached to the Office Action dated December 22, 2003. It is requested that the undersigned be advised as to the acceptability of the drawings.

Applicants believe there is no fee associated with this resubmission of formal drawings. However, should a fee be required, the Patent and Trademark Office is hereby authorized to charge any such fees to Kenyon & Kenyon Deposit Account No. 11-0600.

Respectfully submitted, KENYON & KENYON

Dated: March 9, 2004

By: Will Mill Sumit Bhattacharya

Registration No. 51,469
Attorneys for Intel Corporation

KENYON & KENYON
333 West San Carlos Street, Suite 600
San Jose, California 95110

Tel. (408) 975-7500 Fax. (408) 975-7501




Fig. 1

MAR 1 2 2004 00




Fig. 2